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TRMMESA WORST CASE ANALYSIS
purpose:
This worst case analysis verifies that the T1LMMESA electronic design is capable of
maintaining performance requirements when subjected to worst case ch'cuit conditions.
Method:
Each electrical part in the design was derated to account for the effects due to initial
tolerance, temperature, age, and radiation. The net degradation was determined by RSSing
the contributions attributed to each degradation term.
"Ilae effects of initial tolerance and temperature were determined by consulting component
data book specifications. The temperature range assumed for the analysis was -15C to 65C,
with exception to the A2 power supply board which is required to start at the low
temperature extreme of-25C. The qual temperature range for the TRMM SA design is
-15C to 50C; thus the analysis allows for a 15C component temperature rise above the qual
ambient.(The qual temperature range might possibly be changed to -15C to 35C. One of
the major reasons for this possible spec. change is to allow the ORS loop to maintain the
loss to space at a fixed level. The loop is subject to run out of available heater power at the
higher temperature extremes.)
The degradation attributed to age was determined by referencing the guidelines used on the
DMSP and TIROS programs, which are similar to the TRMMESA requirements. The
DMSP and TIROS guidelines are in most cases based on MIL-STD-1547 derating
criteria. (As a side note, most of the electrical parts for the TRMMESA design are being
transferred from DMSP stock.)
Finally, radiation degradation was determined by once again referencing the guidelines
used for the DMSP program. In those few cases for which the DMSP guidelines contained
no information on the part in question, radiation degradation was determined by
referencing other sources available at Barnes.
The electrical parts in the design are exposed to a maximum radiation level of 1.84KRAD,
determined by referencing document CDRL #10B which just considers the radiation
shielding provided by the 20rail. aluminum end cover of the unit. As discussed by
document CDRL #10B, in actuality, the radiation exposure levels are closer to about
.1KRAD.
The design is required to meet a ten times safety margin, which means that the worst case
radiation level to be considered is 18.4KRAD. The DMSP radiation derating information
for electrical components is all at a minimum level of 50KRAD. Thus, the radiation
degradation assumed for the worst case analysis is very conservative and the total RSS
2.
effects due to all of the degradation terms is also in general very conservative since often
the radiation term is the most significant contributor.
Appendix A. of this document contains the DMSP guidelines referenced for age and
radiation derating as well as the elecfical schcnmtics and a system timing diagram of the
similar DMSP design.
Summary:
A1 Board:
The +/- 10V regulators located on the A1 board can tolerate worst case circuit conditions
and maintain required performance.
The dc offsets at each output stage on the A1 board is at an acceptable limit.
A2 Board:
The A2 power supply is guarenteed to maintain oscillation after start-up.
l_e start-up of the power supply board is dependent on the gain of the start transistor
being sufficient, No radiation degradation information has been found for the start
transistor yet. So, until radiation information for file 2N4405 is available, the analysis can
not be completed. No problems are anticipated since the circuit has a great deal of safety
margin, but information on the 2N4405 is required to complete the power supply analysis.
The primary current drive capability of the power supply is sufficient to support the
primary current loading.
The power supply over current limit trip point is appropriately set at 200mA nominal.
The secondary voltage outputs headroom, gain, and tolerance is sufticicnt to maintain good
regulation and drive the required loads.
The worst case in-rush current meets RMM specifications.
A3 Board:
Locations Q10 and Q12 on the A3 board should be selected for a low initial gate to source
threshold voltage in order to ensure that the FET's will operate properly at these two
locations.
With exception to the above requirement, the A3board demod logic, integrator logic, and
comparator logic can tolerate worst case circuit conditions and maintain required
performance.
ThetotalA3 boardA/D conversionerroris 36countsworstcase,which is an acceptable
worst case delta
A4 Board:
Locations Q1, Q2, and Q11 on the A4 board should be selected for a low initial gate to
source threshold voltage to ensure proper operation.
With exception to the above requirements, the ORS servo loop logic and the reference
voltage logic is capable of operating over worst case circuit conditions.
The A4 board telemetry meets TRMM specifications.
The ORS servo loop dc offsets are acceptable.
The drive to the ORS heater is sufficient.
The reference run-out voltage circuitry offset and tolerance is acceptable.
A14 Board:
The analysis of the 17V regulator requires radiation degradation information on the
2N5662 transistor in order to verify that the gain is sufficient to drive the primary load. No
problems are anticipated, but the analysis requires additional infol_ation in order to
complete the A14 board calculations.
The A14 board telemetry meets TRMM specifications.
A5 Board:
The line sync and data clock receiver circuitry can tolerate worst case conditions and has
sufficient ac and dc hysteresis to ensure proper operation. Further, the circuitry meets the
TRN_k,I specifications with regard to redundancy and input logic level requirements.
The data and data ready outputs meet TRaMM specifications.
The series/shunt and demod logic has been properly modified to accommodate
simultaneous dual channel operation.
The maximum time required to achieve sync. with the space craft line sync is 45 seconds.
In order to complete the A5 board analysis, radiation degradation for the oscillator must be
entered into the calculations. No problems are anticipated since once again the design
has a large safety margin.
A5, A6, and A7 I,ogic_
The logic and timing for the A5,A6 and A7 boards has not been analyzed in detail. The
type of logic used in the design is CMOS CD4000 type. The clock rates of the system are
relatively slow, rendering effects such as propagation delay and rise/fall times negligible.
General:
In general the TRMMESA design is a proven heritage design and capable of withstanding
the most worst case and adverse of circuit conditions. Changes made to the baseline DMSP
design are relatively minor and do not adversely effect the worst case analysis of the
TRMMESA electrical design.
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A1 BOARD PREAMP
TOPICS TO BE CONSIDERED
1. +/- 10V REGULATOR REQUIREMENTS
2. DC OFFSETS OF FIRST AND SECOND STAGE
3. COMPOSITE FREQUENCY RESPONSE OF THE PREAMP
1, +/- 10V REGULATORS
gain requirements:
The available base drive for both the +10V regulator and the -10V regulator is given by:
Ib = lp(1N5297 ) - Iz(1N4625 )
where
Ip(1N5297 ) = spec - [tol 2 + temp 2 + age 2 + rad2] 1/2
the initial tolerance, temperature, age, and radiation degradations for the 1N5297 are given
by:
tol = 10% from the data sheet spee. =. lmA
temp = (-.6%/C)(40C)(lmA) = .24mA where the temp coeff, is the data sheet spec.
age = 10% =. lmA
tad = .05mA from the GE DMSP raiation guidelines at 500KRAD
So,
Ip(1N5297 ) = lmA - [.lmA 2 + .24mA 2 +. lmA 2 + .05mA2] 1/2 = .7mA
The required 1N4625 zener current is .25mA max., since the part is specified at a zener
current of.25mA and guarenteeed to break down. In reality, the IN4000 series zeners will
break down at 10uA typical. But we will assume that a worst case current of.25mA is
required.
Thus,
Ib = .7mA - .25mA = .45mA
The available gains for q51 and q52 are given by:
6"
hFE(q51) : [(1/hFE(pre-rad ) + ( d(1/hFE_ost.rad)) ]" 1
where
hFE(Pre-rad ) = spcc.(temp factor)(age factor)
The spe¢. rain. for the de current gain of the 2N2222A a'ansistor at a curent level of 5mA
is 50 minimum.(the loading is +/-5mA w/e)
Over a temperature range of 25C to -55C, the d¢ gain changes by about 50% by
referencing a graph in the data book for the 2N2222A transistor. So, over a qual
temperature range of-15C to 50C, the temp factor is approximately given by:
temp factoff2N2222A) = 1 - [(25C + 15C)/(25C + 50C)](50%) = .75
The age derating is conservatively estimated to be 15%.
Thus, the pre-rad de min. gain is (50)(.75)(.85) = 32
The radiation term is determined by referencing the GE supplied radiation degradation data
used for the DMSP design. So, at a current level of 5mA, d(1/hFE(post_rad)) = .02 for a
2N2222A transistor at 100KRADS exposure.
Finally, the computed worst case gain is hFE(q51 ) = [(1/32) + .02] "1 = 20
By similar fashion, the gain of q52 is given by:
hFE(q52 ) = [(1/100(.70)(.85) + (.03)] "1 = 21
So, the available current drive for the 10V and -10V regulators is given by:
I10 V = hFE(q51)I b = 20(.45mA) = 9mA
I_10 V = hFE(q52)I b = 21(.45mA) = 9.5mA
The max load on the regulators is 5mA; so the gain and base drive are sufficient to
drive the load.
headroom;
It should be verified that both of the regulators have sufficient voltage headroom in order
to maintain the gain of the transistors.
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The headroom for the 10V regulator is given by:
Vhr(qS1 ) = V13 V - 2Vz(1N4625 ) + Vbe(qS1 )
A reasonable rss calculation for the 2Vz(IN4625 ) term is given by:
2Vz(1N4625) = 2(typ.) 4 [2(tol 2 + temp 2 + age 2 + tad2)] 1/2
where
initial tolerance = 5%(5. IV) = .263/
temp = [.03%/C](40C)(5. IV) = .06V
age = (2%)(5. IV) =. 1V
tad = .05V (DMSP GE rad derating at 500KRAD)
2Vz(1 N4625) = 2(5.1 V) + [2(.26V) 2 + 2(.06V) 2 + 2(. 1V) 2 + 2(.05V) 2] 1/2 = 10.6V
The 13V minimum level is V13 V = 12.1V
The base to emitter drop of q51 is Vbe(q51 ) = .6V min.
So the 10V headroom is Vhr(qS1 ) = 12.IV - 10.6V + .6V = 2.IV, which is adequate.
The data book for this part has some performance graphs which show how the dc
gain of the part degrades with applied collector to emitter voltage. The graphs
indicate that the gain only degrades about 10% between a collector to emitter voltage
of 10V and IV.
By similarity, the -10V regulator has 2. IV of headroom, which is also adequate.
tolerance:
dVl0 V = d[2Vz(1N4625)] - dVbe(q51 )
dVbe(q51) = ( t°12 + temp 2 + ag e2 + tad2) 1/2
dVbe(q51 ) = [(.2V) 2 + (.1V) 2 ÷ (.1V) 2 + (.IV)2] 1/2 = .3V
Also, referencing the above calculations, d(2Vz(1N4625)) = .4V
So the 10V tolerance is 9.5V +/-.7V
8
2. DC OFFSET OF THE FIRST AND SECOND STAGES
It must be verified that the dc offset at each amplifier output is not cxccssivc or capable of
bringing either of the amplifiers into saturation.
The offset at the outpput of the first stage is given by:
Vos(ul) = [Ig(os)ql(R1 + R2) + Vgs(os)ql][1 + (R7/R8) ]
where
Ig(os)ql = SlX:C+ [temp 2 + age 2 +rad 2]
In the data sheet, the gate offset operating current is not specified. However, the gate
operating current is specified and equal to 15pA max at 25C. Assuming the gate operating
current doubles for every 10C, at 65C the gate current is 24(15pA) = 240pA. Now, we can
conservatively estimate that the gate offset operating current is 25% of the gate operating
cum'ent or 60pA at 65C and 3.75pA at 25C. Thus, the temperature factor is
60pA - 3.75pA = 56.25pA.
The age derating is 10%(spec at 25C) = .10(3.75pA) = .4pA
The rad derating is 3.3pA which was derived by consulting some of the Barnes in house
data.
Thus Ig(os)ql = 3.75pA + [(56.25pA 2 + .4pA 2 + 3.3pA2] 1/2 = 60pA
The gate to source offset voltage of ul is given by:
Vgs(os)u 1 = spee + [temp 2 + age 2 + rad2] 1/2
where
spec. = 5mV max at 25C
temp = (10uV/C)(40C) = .4mV
,age =. 10(5mV) =.5mV
tad = 7mV by referencing some Barnes in house data(no GE DMSP guidelines available)
Thus the gate to source offset voltage is 12mV
?
Finally, the dc offset at the output of ul is given by:
Vos(ul) = 104153M(60pA)+ 12mV] = 1.6V
Since the max signal voltage at the output oful is 50mV and the supplies are +/-8.8V
minimum, 1.6V is an acceptable amount of offset. Also, note that the first stage is ac
coupled to the second stage.
The offset of the second stage is given by:
Vos(u3) = 100[Vos(u3) + 1.1M(Ib(u3)) ]
where
Vos(ul) = .SmV + [.2mV 2 + 1.5mV 2 + .lmV2] 1/2 = 2mV
(The age derating of 1.SmV and the radiation derating of. lmV were derived by consulting
some Barnes in house data since the DMSP program had no information regarding this
part.)
Also,
Ib(ul ) = 130pA + [2S0pA2 + 60pA 2 + 910pA2] 1/2 = 1.1nA
So, Vos(u3) = 100[2mV + 1.1M(1.1nA)] = 320mV
An offset of 320mV is acceptable considering the fact that the max earth signal at the
output of the second stage is 5V and the power supplies are +/-12V minimum. Also,
as will be discussed later on the A3 board, the demod will eliminate the digitization
error associated with preamp offset.
3. COMPOSITE FREQUENCY RESPONSE
Extensive noise analysis regarding the preamp is discussed in document CDRL #22B.
The intent of this section is to present the frequency response of the preamp for
informafinal purposes only. Figure 1. on the following page illustrates the nominal preamp
frequency response.
The rather high bandwidth of the preamp is to insure that the commutation spikes
associated with the sampling of the detectors, decays at a reasonably fast rate. The preamp
/o
output is digitized at the A3 board, which operates as a dual slope A/D. The commutation
spikes on the prcamp si_al occur during the hold times of the integrator on the A3 board.
Thus,. by keeping the time of the spikes to a minimum, the A/D is able to reject the spikes
by always being in the hold modc until after the spike has decayed to zero.
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A2 POWER SUPPLY
TOPICS TO BE CONSIDERED
I. OSCILLATOR START UP
2. PRIMARY CURRENT DRIVE CAPABILITY
3. OVER CURRENT PROTECTION
4. SECONDARY VOLTAGE OUTPUTS(TOLERANCE, HEADROOM, GAIN)
5. INPUT FILTER IN RUSH CURRENT
6. INPUT CURRENT RIPPLE
I. OSCILLATOR START UP
Note that the power supply is configured as a Royer
oscillator, thus once start up is accomplished, the power
supply will sustain oscillation at approximately 4khz.
Start up is accomplished by turning on either of the two
switching transistors(Q2 or Q3).
Thus, just before start up:
VC(QI) = VFCR4 + R4(VB(Q2)/R 3) + VBQ 2
VBQ2 = VBEQ2+(dVBEQ22(TEMP)+dVBEQ22(AGE) + dVBEQ22(RAD)) I/2
VBQ2 = 1.IV + ((.IV) 2 + (.llV) 2 + (.14V)2) I/2 = 1.3V
VFCR4 = .8V + ((.IV) 2 + (.08V) 2 + (.IV)2) I/2 = .96V
VCQ1=.96V + 2.49K(1.023) (1.3V/.249K(.985)) + 1.3V = 15.8V
Thus, to accomplish start up, a max imum of 15.8V is
required at the collector of QI.
The voltage at the emitter of Q1 is the 17V regulator
output voltage. The tolerance on the 17V output is
given by:
dVl7v = 68k(dI B(LMI08)) + 8.5(dVos(LMI08)) + "3(dV Z(IN4573))
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dI B = ((TEMp)2 + (AGE)2 + (RAD) 2)I/2
dI B = ((InA) 2 + (.2nA) 2 + (15nA) 2) I/2 = 15nA
dVos = ((.25mV) 2 + (.05mV) 2 + (l.6mV) 2) I/2 = 1.63mV
dV Z _ _ 2) I/2= ((64uV) + (.64V)'- + (.05V) = .64V
dVl7 v _ ZmV + 14mV + .2V = .2V
Thus the 17V output is 16.8V rain. Therefore, jus[ beT, I,
start up, the voltage across Q] is 1V _t,,_ I_,_:_cur_::_[ is JR3
+ I e The required gain of Q1 is given by:p.. •
hFEQI = ((IR3 + IR8)/IBQ I) + 1
IBQ 1 = (V17 v - VBEQI - VZCR3)/R 2
VZCR3 = 10V + ((.5V tol.) 2 + (.08V) 2 + (.2V) 2 + (.IV)2) I/2
VZCR3 = 10.6V
IBQ 1 = (16.8V -.SV - I0.6V)/(1.023) (12.4K) = .43mA
hFEQl(req'd) = (2(1.3V)/(.985) (.249K))/.43mA) + 1 = 26
at IV, llmA.
Next, we must verify that the gain of Q1 is sufficient:
hFE(available ) = (I/hFE(pre-rad) + d(I/hFE(post-rad))) -I
hFE(pre-rad) = (spec limit)(temp factor)(age factor)
hFE(pre-rad) = 100(.7)(.85) = 60
Therefore, we require
d(I/hFE(post-rad) ) = (I/26) - (1/60) = .023
I have not been able to find radiation information on the
2N4405, so this requirement must be revisited at a later
date.
After start up is accomlished, it must be verified that the
start transistor(Ol) is shut off.
Q1 is shut off after self sustained oscillation is achieved.
Capacitor C1 charges up and shuts Q1 off by feeding a
voltage to the cathode of CR6.
Thus,
VKCR6 = VI7 V + (V17 v - VCE(SAT)Q 2 - VR6 - VFcR6)
VI7 V = 16.8V by an earlier result
VCE(SAT)Q2 = "2V + ((.IV) 2 + (.03V) 2 + (.03V)2)1/2 = .3V
VFCR6 = .96V by an earlier result
VR6 = II0mA(4.99OHM) (1.015) = .56V
VKCR6 = 16.8V + (16.8V- .3V- .56V- .96V) = 31.8V
So, assuming Q1 and CRI are off
VBQ 1 = VZCR3 + R2((VKcR6 -VZCR2 -VZCR3)/(R 1 + R2))
VZCR3 = (spec.) + (tol 2 + temp 2 + age 2 + rad2) I/2
VZCR3 = lO.0V- ((.5V) 2 + (.IV) 2 + (.2V) 2 +(.02V)2) I/2
VZCR3 = 9.4V
VZCR2 = 13V + ((.65V) 2 + (.IV) 2 + (.26V) 2 + (.02V) 2) I/2
VZCR2 = 13.7V
R2/(RI +R2) = .985(12.4K)/(l.65k(l.015) + .985(12.4K)) = .88
VBQ 1 = 8.9V(I - .88) + (31.8V - 13.7V) (.88) = 17.0V
/s--
VEBQI = 16.8V - 17.0V = -.2V Thus Q1 is turned off after
start up.
2. PRIMARY CURRENT DRIVE CAPABILITY
IBQ 2 = (V2_ 1 - VBEQ2 - VR6)/R 3
V2_ 1 = (19T/90T)(16.8V - .56V - .4V) = 3.34V
VBEQ2 = 1.IV + ((.IV)2 + (.05V) 2 + (.14V) 2) I/2
VR6 = 4.99(1.015)(ll0mA) = .56V
IBQ 2 =
ICQ 2 =
hFEQ2(pre-rad) = 90 (.7) (.85) = 54
d(I/hFEQ2(post-rad)) = .008
hFEQ2(derated) = ((1/54) + .008))-1 = 38
hFEQ2 (req'd) = (ll0mA/5.9mA} - 1 = 18
= 1.28V
(3.34V- 1.28V- .56V)/.249k(l.015) = 5.9mA
(hFEQ2 + I)IBQ 2 or hFEQ2(req'd) = (IcQ2/IBQ2) - 1
Thus, under worst case primary current loading, the required
gain of Q2 and Q3 is 18 and the available worst case gain is
38. Therefore, the base drive to both of the primary
switching transistors is adequate.
3. OVERLOAD PROTECTION
The 17V regulator located on the AI4 board is designed to
fold back at an oveload current determined by AI4-
R8,R9,VBEQ4
Assuming the primary current evenly splits between R8 and
R9, the over current limit is set by the equation below:
I (OL) = 2V (cut-in)/R8
pri BEQ4
/6
VBEQ4(cut-in) = .7V w/c, .5V typ.
R8 = 4.99 OHM typ., .985(4.99 OHM) w/c
Thus the nominal overload current trip point is set at 200mA
and the w/c limit is 285mA.
Since the primary swithlng transistors are rated for IA and
the primary transformer windings are 32awg rated at
approximately 140mA (assuming 500 cir mils per amp), the
current limit trip point is appropriately set with the
assumption that the two primary windings of the transformer
conduct in alternate half cycles.
4. SECONDARY OUTPUT VOLTAGES
_olerance:
+13V: VI3 V = VZCRI 2 - VBEQ5 - VRI 2
dVzcRI 2 = -(tol 2 + temp 2 + age 2 + tad2) I/2
dVzcRI 2 ---((.7V) 2 + (.IV) 2 + (.SV) 2 + (.02V) 2)) I/2
dVzcRI 2 = +/- .8V
dVBEQ5 = .2V
dVRI2 = •IV
VI3 V = 14V - .7V - .IV = 13.2V typ.
V13 v = (14.0V- .8V) - (.7V + .2V) - (.IV+.IV) = 12.1V min
VI3 v = 14.8V - .SV - 0V = 14.3V max.
+12V: VI2 v = (70T/90T)Vpr i - VFCR26 - IHTRRI9
Vpr i = 16.8V - .3V -.56V = 16V min
VFCR6 = .96V max
IHT R = 10V/300OHM = 33mA max
/7
RI9 = 10(1.015) = 10.2 OHM max.
VI2 V = ll.2V min.
-16V: V_I6 V = -((94T/90T)Vpr i - VFcRI4 )
Vpr i = 16.5V +.3V, -.5V
VFCRI 4 = IV max
V_I6 V = -16.5V typ., -15.7V min, -17.0V max.
+5V:. V5V = Vref02
dVref02 = (15mV 2 + 8mV 2 + 10mV 2 + 10mV2) I/2 = +/- 22mV
Summary:
vi3v = 13.2v +/- 1.iv
V_I3 V = -13.2V +/- 1.IV
VI2 V = II.2V min
V_I6 v = -16.5V -.5V, +.8V
VSV = 5V +/- 22mV
Headroom:
+I3V: VECQ4 = (94T/90T)Vpr i - VFCRI 6 - VRg+RI0 - V+I3 V
VECQ4 = (94T/90T) I6V - IV - .3V - 14.3V = 1.IV
+5V: VH = VI2 V - VSV = ll.2V - 5.02V = 6.2V
-13V: By similiarity, the -13V headroom is i. IV
The 5V headroom is more than sufficient for good regulaton.
The +/- 13V headroom is also adequate since the +/- 13 V
/E
regulators are configured as a darlington pair requiring
only 1 volt of headroom to maintain good regulation.
+/- 13V Regulator gain requirements;
For this analysis:
IplN5290 = .47mA -( .047mA 2 + .094mA 2 + .047mA 2 + .023mA 2)1/2
IplN5290 = .35mA
IB = .35mA - .25mA = .10mA
hFE2N4236 = ((1/60(.75)(.85)) + .01)) -I = 29
hFE2N4239 = ((1/30(.70)(.85)) + .005)) -1 = 17
hFE2N4236 (hFE2N4239) IB = 29 (17) (.10mA) = 49mA which is
adequate since the loading is 35mA max. Thus the base drive
to the +/- 13V regulators is adequate.
5. IN RUSH CURRENT
PSPICE was used to simulate the expected worst case in-rush
current. It is assumed that primary return is tied to
chassis at the spacecraft. The circuit used to simulate the
in-rush current is shown below:
-- e3 %
J_
Wors_ case component values are:
CSI = 700pF
L1 = 178uH
Cl = C2 = 1.34uF
R1 = 4.93 OHM
C3 = 25uF
RL = 214 OHM
RS = .06 OHM
RSER = 125 ohm
LS = 2uH
Figure i. illustrates the predicted worst case in-rush
current, note that the current is within TRY4 733-043
specifications.
Figure 2 illustrates the bread board measued in rush
current.
6. INPUT CURRENTRIPPLR
The input current ripple was measured from the breadboard,
rather than calculated. Reference the scope picture below:
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A3 AID CONVERSION BOARD
TOPICS TO BE CONSIDERED
1. DEMOD STAGE
A. DEMOD REJECTION CAPABILITIES AND CHARACTERISTICS
B. A/D CONVERSION ERROR RELATED TO DEMOD OFFSETS
C. DEMOD LOGIC REQUIREMENTS
2. INTEGRATOR STAGE
A. INTEGRATOR LOGIC REQUIREMENTS
B. A/D CONVERSION ERROR RELATED TO INTEGRATOR OFFSETS
C. A/D CONVERSION ERROR RELATED TO FINITE OPEN LOOP GAIN
AND BANDWIDTH
3. COMPARATOR STAGE
A. COMPARATOR LOGIC REQUIREMENTS
B. A/D CONVERSION ERROR RELATED TO COMPARATOR OFFSETS
4. SYSTEM CONSIDERATIONS
A. PITCH/ROLL ERROR ASSOCIATED WITH A/D CONVERSION ERROR
1. DEMOD STAGE
A. DEMOD _CTION CAPABILITIES AND CHARACTERISTICS
The A/D convertor is scperated into three major blocks. The first block is the demod stage
which is followed by an integrator stage and a comparator stage, The integrator and
comparator are configured as a standard dual slope A/D convertor.
The demod's purpose is to eliminate lyre-amp dc offset, reject noise outside of the pass
band of the system, and reject any signal which varies in a linear fashion with respect to
z3
lime. The dcmod is able to accomplish its rejection characteristics by swithing between a
gain of 1 and -1/2. The we-amp signal, which precedes the domed, is a series of twelve
detector signals interlaced with a ground sample between each detector sample at an ac
chop rate of 25hz. The demod's gain is 1 during.the detector signal sample and -1/2 during
the ground sample.
DC REJECTION
To illustrate how the demod rejects we-amp de offset in the A/D conversion scheme,
consider the following analysis:
The pre-amp input to the demod is given by the equations below:
Vpr e = Vpre(os ) for 0 < t < T (during the ground look, only We-amp dc offset is present)
Vpr e = Vpre(os ) + Vde t for T < t <2T (during the detector look, there is signal + offset)
Vpre = Vpre(os ) for 2T < t < 3T (only dc offset is present at the second ground sample)
The above equations represent the A/D conversion sequence of a single detector rid& T is
the sampling time constant equall to 15m-see.
The demod output,neglectingfornow thefixedelectronicoffset,isgivenby:
Vde m = -.5*Vpre(os) 0 < t< T
Vd¢ m = Vpre(os ) + Vde t T < t < 2T
Vde m = -.5*Vpre(os ) 2T < t < 3T
The above equations represent the input to the integrator, at the end of the third integration
cycle the output of the integrator is given by:
"L.'" F z'T" _F" el"
VINT= (-lfr)[ _. _,-_..s, de t. I ¢v_re-Zo_,+vd.t -'1c/6 " £" 5 _:_',', c-]
/
VINT=(-lfr)[ -_ x/t...e¢.:._ +-T-(_reC.s,f't"_:_ 3 -- _ Ve,.ec,,:} ] =-Vde t
Note that the preamp offset term present on both the ground sample and the detector
sample is rejected since the output of the integrator at t = 3T is simply -Vde t-
What makes the de rejection imperfect is the fact that the demod gains are not precisely -.5
and 1. Initial tolerances in the demod gains can be accounted for and calibrated out of the
system, but changes in the demod gains due to other effects will result in A/D conversion
2'/
error. The delta dc A/D conversion error associated with preamp offset and demod gain
drift is givenby:
dVdem(os ) = (1-(2R7A/R7B))dVpre(os)
R7A -- 15K(1 - (3PPM/C)(40C) -.001)
RTB = 30K(1 + (3PPM/C)(40C) + .001)
Vdem(os ) =. 002(dVpre(os ))
dVprc(os ) = 256mV by an earlier calculation on the A1 board.
dVdem(os ) =.002(256mV) =.5mV.
.5mV(lcount/.31mV) = 1.6 counts.
So the worst case A/D conversion error attributed to preamp offset is 1.6 counts.
FREQUENCY REJECTION CAPABII _ITIES OF THE DEMOD
In addition to the dcmod's ability to reject de, the domed is also able to reject many other
frequencies which are common to the ground reference and detector sample.
As a point of interest, the relative rejection of the demod can be plotted as a function of
frequency.
For this analysis, we will assume that the input to the domed is a 1 volt amplitude cosine
function given by Vpre = cos(2(pi)fl).
At the end of the third integration cycle of the integrator, the output of the integrator is
given by:
T
7- ,£)
where T = 15m-see
The above equation can be plotted as a funlion of frequency, to gauge the relative rejection
of the demod as a funtion of frequency.(Reference figure 1).
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Note that the frequencies in the neighborhood of the 25hz detector sampling ac chop
frequency will introduce the greatest A/D conversion error.
Also, another interesting rejection characteristic of the dcmod is the demod's ability to
reject any signal which varies linearly with time. Thus, the demod does a fairly good job of
rejecting a slow cponcntial decay in so far as a slow exponential approximates a linear
decay.
B. A/D CONVERSION ERROR RELATED TO DEMOD OFFSETS
Offset votages and currents, as well as bias and leakage currents associated with the
circuitry surrounding the demod will contribute to A/D converion error. During the
sampling of the detector, the dc offset at the output of the demod is given by:
Vdem(d) = (1 + (R7A/R7B))Vos(ul) ÷ R7A(Ios(ul) - Id(off)q3)
During each of the two ground samples, the offset at the output of the demod is given by:
Vdem(g ) = [1 + (R7A/R7B)][R47/(R47 + R48)]VZcr15 + R7A[Ios(ul) + Id(of0ql]
+ [1+ (R7A/R7B)Vos(ul) ]
The total offset at the output of the integrator at the end of the third integration cycle is
given by:
VTO T = Vdem(d) + 2Vdem(g )
This follows because during the A/D conversion sequence of a single field, the detector is
integrated once for T = 15m-see, and the ground reference is integrated in two seperate
15m-sec integration periods. Also, note that the integrator time constant is 15m-see.
Thus, the total A/D dc offset at the output of the integrator just before runout, attributed to
the demod's offset is given by:
VTO T = 211+ (R7A/R7B)][R47/(R47 + R48)]VZcr15
+ 311 ÷ CR7A/R7B)][Vos(ul) ] + 3 R7A(Ios(ul))
- 2R7AId(of0q 1 - R7AId(off)q3
The first term in the above expression represents the intentional fixed electronic offset of
the electronics. The nominal value of the freed electronic offset is given by:
z7
VET O = 2(3/2)(1/101)(8.4V)(1 count/.31 mV) = 805 counts.
The remaining terms in the total integrator offset contribute to A/D conversion error, by
introducing additional counts to every detector field digital output. However, only changes
in the A/D conversion error should be considered since initial tolerances can be calibrated
out of the system.
Therefore, the delta total offset at the output of the integrator is given by:
dVToT = "03dVZcrl 5 + 4.5dVos(u 1) + 45K(dIos(ul) ) - 30K(dld(off)ql)
- 15K(dId(of0q3)
dVZerl 5 = (temp 2 + age 2 + rad2) 1/2
dVZcrl 5 = [40C(.0001)(8.4V) 2 + (.005(8.4V)) 2 + (. 18V)2] 1/2 = .2V
dVos(ul) = [(40C(SuV/C)) 2 + (.05mV) 2 + (1.6mV)2] 1/2 = 1.6mV
dIos(ul) = [(40C(2.5pA/C) 2 + (20pA) 2 + (1.9nA)2] 1/2 = 1.9nA
dId(ofOq 1 = dld(olT)q3 = [(3750pA) 2 + (25pA) 2 + (2152pA)2] 1/2 = 4.3nA
dVToT(RSS) = [(6mV) 2 + (7.2mV) 2 + (.09mV) 2 + (.14mV) 2 + (.07mV)2] 1/2 = 9.4mV
Thus, the total A/D conversion error attributed to demod offsets is
9.4mV(lcountL31mV) = 30 counts.
C. DEMOD SWITCHING REQUIREMENTS
The gain of the demod is selected by two mutually exclusive swithes(ql and q3). The
switches are controlled by the DEMOD DET command, which switches between a high
logic level of 0V and a low logic level of-13V. It must be verified that under worst case
conditions, ql and q3 can be mined on or off.
Thus, if q3 is off:
Vg(q3) = VIL + 264K(lgss(q3))
zff'
VIL = V_13V(min ) + 50mV = -12.1 + .05 = -12.05mV
Igss(q3) = 2(40C/10C)(.25nA) + .025hA + .32nA = 4.3nA
Vg(q3) = -12.05V + 264K(4.3nA) -- -12.05V
Vs(q3 ) = (1K/101K)(8.4V) = 80mV
Vgs(q3 ) = Vg(q3) - Vs(q3 ) = -12.05V + .08V = -11.97V
The gate to scource threshold voltage is given by:
Vgs(th)q 3 = spec - (temp 2 + age 2 + rad2) 1/2
Vgs(th)q 3 = -3V - ((.2V) 2 + (.3V) 2 + (.3V)2) 1/2 = -3.5V
Therefore, the gate to scouce voltage is sufficient to turn q3 off.
Q3 is turned on when the gate to scource voltage is between 0V and -500mV.
To conservatively insure that q3 can be turned on, the gate to source voltage should
not exceed -200mV in the negative direction. Since the logic which drives q3 is
CMOS, the high level voltage will be withinS0mV of the 0V input rail. So, the gate to
source voltage across q3 in the on state is -50mV - 80mV = -130mV. Thus, q3 can be
turned on under worst case conditions.
Q1 is tumeed on or offby the state of q2. ffq2 is on(i.e, ql is off) the available base drive
to q2 is given by:
Ib(q2 ) = [(Vin - Vbe(q2) - V.13v)/RI] - (Vbe(q2)/R 2)
Vin = -50mV
Vbe(q2) = .SV + ((.07V) 2 + (.08V) 2 + (.0IV)2) 1/2 = .9V
V_13 V = -12.1V
Ib(q2 ) = [(-.05V - .9V + 12. IV)/69.6K ]- (.9V/9.77K) = 68uA
hFE(q2) = [(1/35(.75)(.85) + .063)] -1 = 9.3
z7
IC(q2) = 9.3(6guA) = .63mA, but IC(q2 ) max is 25V/120K = .21mA. So, q2 is in
saturation.
Vce(sat)q 2 = .3V + ((.02V) 2 + (.04V)2 + (.01V)2)1/2 = .34V
Vg(ql) = Vc(q2) = V-13 V + Vce(sat)q 2 = -12.1V + .34V = -11.SV
Vs(ql) = -5V worst case, for a maximum preamp signal output.
Vgs(q 1) = -ll.8V + 5V = -6.8V, which is more than adequate since ql's threshold
voltage is -3.5V.
Q1 is turned on when q2 is off. For this case, collector to emitter cut-off current(Icex)
will flow through R3. The spec limit for Icex is approximately 3.SuA at 60V, 65C. At
25V, the cut-offcurrent will be approximately (25V/60V)3.SuA = 1.6uA. Thus, the
voltage drop across R3 is VR3 = 120K(1.6uA) = 192mV = Vgs(q 1), which above the
threshold of-500mV. Therefore, q 1 will not be unintentionally biased on when q2 is
off.
2. INTEGRATOR STAGE
A. INTEGRATOR LOGIC REQUIREMENTS
The input to the integrator is controled by three switches which control the integration
time, run out lime, and overange function. The circuitry for the three switches is identical,
so only the switch composed of q8 and q9 will be analyzed.
Q8 is shut offby turning q9 on; the available base drive to q9 is 68uA worst case. Also, the
gain of q9 at a collector current of lmA is given by:
hFE(q9) = [1/hFE(pre-rad ) + d(1/hFE(post tad)] -1
hFE(q9) = [1/50(.8)(.85) + .02] "1 = 20
IC(q9)max = lmA + [(.lmA) 2 + (0mA) 2 + (.lmA) 2 + (.05mA)211/2 = 1.15mA
hFE(q9) Ib(q9 ) = 20(68uA) = 1.4mA > 1.15mA, so q9 is in saturation.
Thus, Vc(q9 ) = -12.1V + .34V = -11.8V = Vg(q8)
Also, Vgs(th)q 8 = -3V - [(. 1V) 2 + (.3V) 2 + (.3V)2] 1/2 = -3.4V
The worst case input to the source of any of the three switches preceding the
integrator is V s = -7.5V. Thus Vg s = -ll.SV + 7.5V = -4.3 which is adequate to turn
off qS. Thus, by similiarity, all three of the switches preceeding the integrator can
function under worst case conditions.
B. A/D CONVERSION ERROR RELATED TO INTEGRATOR OFFSETS
Offset voltages, and leakage currents during the integrate and hold limes of the integrator
will contribute to A/D conversion error. Initial tolerances can be accounted for and
calibrated out of the system, but changes in offsets and leakage currents will contribute to
A/D conversion error. The delta A/D conversion error (in counts) due to these effects is
given by:
dN = (3T/Vrun)fa/d[(R 15 - R16)dIb(u2) + dVos(u2) + R15(did(off)q4]
W'here
+ (3R15thfa/d/Vrun)[dIb(u2) + did(off)q4 + did(off)q6 + dId(off)qg]
fa/d = the A/D conversion frequency = 1.59Mhz
T = the period of one of the three integrate times = 15msec
th = the period of one of the three hold limes following each integration period = 5msec
Vru n = the reference run-out voltage = 7.42V
dib = the LM108A delta bias current = 15nA (reference the A2 board calculations)
dVos = the LM108A delta offset voltage = 1.6mV (reference the A2 board calculatins)
did(off) = the 2N4393 switch leakage current
did(off)2N4393 = (temp 2 + age2 + rad2) 1/2 = ( 1.6hA2 + -02nA2 + 1-2nA2) 1/2 = 2nA
R15 = 1.023(100k)= 102K, R16 = 1.023(178K)= 182K
2 2 2 2 2 2 2 1/2
dN(rss)= [11.6 + 15.4 + 1.9 +5 +.7 +.7 +.7 ] =20counts
B. A/D CONVERSION ERROR RELATED TO FINITE GAIN AND BW
Since the integrator is not ideal, changes in open loop gain and bandwidth will contribute to
delta A/D conversion error.
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PSPICE was used to analyze the effects of finite gain and ban_dwidth. The circuit model
used to evaluate this problem is shown below:
II., o ]
v--v
°&
f
Note that the LM10gA open loop frequency response was approximated by a
single break. To evaluate the digitization error of the integrator, a maximum signal
input of 5V was applied at node five for a 15msec integration period after which, the rim-
out voltage was applied until the resultant integrator output ran out to 0V. The open loop
gain and unity gain bandwidth product of the integrator were varied to evaluate the change
in A/D counts. The results of the simulation are tabulated below:
V. A f RbC b t N = (tm OL O-db o o - 15msec)/.63usec/count
-5V F.S. infinity infinity 0sec 25.1129msec 16,052.2counts
-5VF.S. ll0db 650Khz .078sec 25.113105msec 16,052.5counts
-5VF.S. 95db 520Khz .017see 25.11302msec 16,052.4counts
The frrst line in the above table represents the case for an ideal opamp. The second line
represents the case for a typical LM108A opamp. Finally, the third line represents the case
for a degraded LM108A opamp due to the effects of temperature, age, and radiation. The
degraded parameter calculations are given below:
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dAoL = (10db 2 + lldb 2 + 4db2) 1/2 = 15db So, AOL = ll0db - 15db = 95db.
df0_db = estimate 20% worst case
Note that the full scale output counts do not vary significantley from each of the three
cases run. Thus, the effects of finite gain and bandwidth are neglible.
3. COMPARATOR STAGE
A. COMPARATOR LOGIC REQUIREMENTS
Switches ql0 and q12 alternate which of two integrator outputs is selected to go to the
comparator, The switches are identical, so only one needs to be analyzed. Q10 is driven
by the state ofqll. So, the available base drive to qll is given by:
Ib(ql 1) = [(VIH - Vz(cr6) - Vbe(ql 1) "V-16v)/R21] - (Vbe(ql 1)/R22)
Ib(ql 1) = [(-.05V - 10.8V - IV + 15.7V)/36K)] - (1V/24K) = 65uA
hFE(q11) = [(1/225(.60)(.85) + .002] "1 = 93
Since ql l's max collector current is 300uA, ql 1 is saturated when the base drive is applied.
Thus, the voltage at the collector of ql I is given by:
Vc(q11) = Vg (ql0) = V-16V + Vce(sat)qll = -15.7V + .34V = -15.36V
The worst case voltage at the source of q 10, occurs when the sun interupts the field of
view of a detector. For this case, it is conceivable that the voltage at the source ofql0
comes close to within 1 volt ofthe -13V rail, or as high as -14.3V + 1V = -13.3V. Thus
the gate to source voltage across ql0 would be -15.36V + 13.3V = -2.06V worst case.
This is not sufficient to keep the FET off, I suggest selecting the FET's at
locations q 10 and q 12 for a tighter initial tolerance on the gate to source cut-off
voltage. The FET's at these two locations on the A3 board, should be selected for a
cut-off voltage which falls between -1.5V to -2.0V.
B. A/D CONVERSION ERROR ATTRIBUTED TO COMPARATOR OFFSETS
Shifts in the comparator threshold voltage will introduce A/D conversion error. The error is
given by:
dNcomp = dVos(u3)[lcount/.31mV ]
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dVos(u3) = 12K(dIos(lml 11)) + dVos0ml 11)
dlos(lmlll ) = [temp 2 + age 2 + tad2] 1/2 = [SnA 2 + lnA 2 + 1.2nA2] 1/2 = 15.2hA
dVos0m111) = [temp 2 + age2 + tad2] 1/2 = 1l'0mV2 + -3mV2 + .5mV2] 1/2 = 1.4mV
dNcomp = [12K(15.2nA) + 1.4mV] (lcount/.31mV) = 4.5counts
4. SYSTEM CONSIDERATIONS
The total A3 board rss A/D conversion error attributed to preamp offset, demod offset,
integrator offset, and comparator offset is given by:
dNA3 = [1.62 + 302 + 202 + 4.52] 1/2 -- 36counts
The question now is can 36counts of A/D conversion error be tolerated?
To answer this question, we must take a look at the equations which determine pitch and
roll. The equation for 2 field pitch or roll is given by:
P2-field = (.707)[X1 - X2]
where X1 and X2 are the two horizon depression angles given by:
X1 = 2{[(A1-C) - Ksal(S1 - C)]/[(A1 - C) - Ksal(S1-C ) + (B1-C) - Ksbl(S1-C)] }
X2 = 2{[(A2-C) - Ksa2(S2 - C)]/[(A2 - C) - Ksa2(S2-C) + (B2-C) - Ksb2(S2-C)] }
The A, B and S terms are the raw outputs from the earh sensor. C is the fixed electronic
offset equall to 800counts nominal. The K terms are factors used to calibrate the system.
We shall only consider the pitch error at null attributed to 36counts of digitization error.
For an altitude of 350km nominal and at a pitch of 0degrees, the nominal raw data from
the unit assuming a normalized detector height of ldeg. is approximately as follows:
A1 = 2000counts = A2
B1 = 5600counts = B2
S1 = 400counts = $2
35'
Now, the A3 board A/D conversion error will be common to every detector field since
every field is digitized at the A3 board. Thus, 36counts digitization error will be added to
every field. If the K terms in the depression angle calculation were all equall to their
nominal value of 1.0, the depression angle would not change since the 36counts will
cancell when factored out of both the numerator and denominator. However, the K terms
will in reality vary by approximately 4-/-100/o.
Thus, the worst case condition for the K values are K
sbl
K =.9.
sa2
= .9, K = 1.1, K = 1.1,
sal sb2
Given these conditions, along with the fact that 36counts A/D conversion error is added to
every field, the two field pitch at null is calculated below:
X1 = 2{[(2000 + 36 -800) -1.1(400 + 36 - 800)]/[(1636.4 + 5163.6)]} = .48129deg.
X2 = 211596/1596 +5236.4] = .46719deg.
=
So P2-field .707(.48129 - .46719) = .01degrees at null.
Thus the worst case error attributed to adding 36counts to every detector field is
approximately .01 degrees at null, which is reasonable. Keep in mind that these
calculations are very rough and just intended to give a ball park figure of what effects
A/D conversion error might have on system performance.
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TOPICS TO BE CONSIDERED
1. ORS and Temperature Telemetry
2. Reference Voltage Circuitry
A. Switching Level Requirements
B. Reference Voltage Tolerance
. ORS
A.
13.
C.
D.
Servo Loop
Switching Logic Requirements
Loop Offsets/S field control variability
Peak Detector Errors
Heater Drive Capability
1. ORS and Temperature Telemetry
The telemetry specifications require that all of the spacecraft telemetry is redundant,
capable of sustaining shorts to +/-15V or ground without any degradation to the redundant
output, and buffered sufficiently to restrict the maximum output voltage to between -1V
and 10V.
ORS Telemetry
The ors telemetry provides information on the level of the drive voltage to the heater,
which is a funtion of the S field control set point, the heat lost too space, the gain from the
heater to the S field detector, the gain from the detector to the preamp output, and most
importantley, the flange temperature of the unit at the detector mount.
Output Voltage Range: 0V to 4.7V worst case
Shorts to +/-15V or Ground: Note that the outputs are well buffered and can sustain a
short to - 15V with a maximum current draw of 2. lmA from the 12V supply.
Redundancy: Note that there are two independent outputs and that the redundant output
will not degrade as a result of the primary output being shorted to +/-15V or ground.
Temperature Telemetry_
The temperature telemetry provides information on the temperature of the flange at the
detector mounL
Output Voltage Range: -.6V to 8.6V worst case
ZG
Shorts to +/-15V or Crround: Note that the outputs are well buffered and can sustain a
short to -15V with a maximum current draw of 2.9mA from the 13V supply.
Redundancy: Note that there are two independent outputs and that the LM101A is capable
of maintaining the redundant output at normal voltage levels in the event that the primary
output is shorted to +/-15V or ground.
2. Reference Voltage Circuitry:
The reference voltage circuitry is responsible for generating the reference run-out voltage
used in the dual slope AfD. For normal operation, the reference voltage is at a nominal
level of-7.42V. However, in the event that the signal from the integrator is positive, a
command designated as POL CONT COMM is used to change the poladty of the
reference voltage by tuming off ql 1.
A. Switching I_gic Requirements:
It must be verified that ql 1 can be shut off in order to change the polarity of the reference
run-out voltage.
The max. gate to som'ce threshold voltage ofql 1 is -3.5V as derived by an earlier A3
board calculation.
AJso,
Vf(crl 2) =" 8V + [(. 1V) 2 +.08V) 2 + .03V) 2] 1/2 = .93V
Vz(crl0 ) = 8.4V + [(.42V) 2 + (.13V) 2 + (.04V) 2 + (.18V)2] 1/2 = 8.9V
Vpol comm = V-13V + .05V = -12.1V + .05V = -12.05V
Thus, Vgs(qll) = Vpo I comm + Vf(crl2) + Vz(crl0) = -12.05V + .93V + 8.9V = -2.2V
This voltage is not sufficient to turn off the FET under worst case conditions, I
suggest selecting the FET for a lower initial threshold votage in the range of-l.5V to
-2.0V to ensure proper operation of this circuit.
Tolerance:
Factors contributing to the reference voltage tolerance are drift in the gain resistors used to
set the voltage, drift in the 1N3154 zener voltage, and de offset associated with the
LM101A amplifier. As usual, initial tolerance is no critical. The total delta due to these
effects is given by:
-37
dVre f = 90K(dlb(u4)) + 2Vos(u4) + .9(dVz(crl0 )) + .0015(Vz(crl0 ))
dlb(u4 ) = [temp 2 + age 2 + rad2] 1/2 = [25nA 2 + 8nA 2 + 375nA2] 1/2 = 376nA
dVos(u4) = [.6mV 2 + .2mV 2 + 8mV2] 1/2 = 8mV
dVz(crl0 ) = [. 13V 2 + .04V 2 +. 18V2] 1/2 = .23V
Vz(crl0 ) = 8.9V
So, the delta change in the reference voltage is given by:
dVre f = 90K(376nA) + 2(SmV) + .9(.23V) + .0015(8.9V) = 270mV
This change will effect the gain of the A/D by a percentage given by:
GA/D(percent ) = [(7.42/(7.42 -.27))-010oo)= 3.8%
Can a 3.8% system gain change be tolerated?
To answer this question, consider the simplified formula for the attitude depression angle,
which is given by:
X = 2h(A - S)/(A + B -2S)
Note that irA, B, and S were all inreased or decreased by 3.8%, the increase could be
factored both from the numerator and denominator and cancelled. Thus, the
depression angle calculation is very tolerant of a system gain change and a 3.8% gain
change is tolerable.
One other thing to consider is that the timing of the system allows for a maximum run-out
time of 20m-see in the A/D conversion scheme before the next field is digitized. The run-
out lime for an overange condition is given by:
tru n = 16,384counts(.63u-sec/cnt)+ [(Vma x -5.08V)/2Vref](1.07)RintCin t
The above formula is derived by noting that after the A/D makes it to 16,384counts, the
circuitry realizes that if the output of the integrator is not run-out to 0V, the the over-range
logic must kick in in which case the remaining voltage at the output of the integrator is run
out twice as fast. The Vma x term is equal to the max. 13V supply minus 1V or 13.3V.
The integrator time constant is 15m-sec nominal and 1.07(15m-see) = 16.05m-sec max.
The reference voltage _411 initi:dly be trhnmed to 7.42V +/- .02V and will drift a maximum
of 270mV as derived above.
So, tru n = 10.33m-see + 9.25m-see = 19.6m-sec < 20m-see So, the min. reference
voltage level of7.42V-.02V - .27V = 7.13V is acceptable.
3. ORS Servo Loop
A Switching Logic Requirements
The purpose of the ors servo loop is to maintain the detector loss to space at a fixed level
by driving a heater at a power dictaled by the coldest S-fiel detector sample. Since, all the
detectors are exposed to the heater, the servo loop is able to compensate for and estabfish a
ftxed amount of heat lost to space for all the A,B, and S fields.
ql and q2
Switches ql and q2 are used to send the four S field oulpuls to the ors servo loop. The
loop peak detector determines which of the foul" S fields is the coldest. The switches must
be able to operate over worst case conditions.
Tile circuitry which controls tile state of q l and q2 is identical to the comparator
switching logic already analyzed on tile A3 board. The conclusion is the same, to
ensure proper operation of q I and q2, the FET's should be selected for all initial gate
to source threshold voltage in the range of -I.5V to -2.0V.
q5 and q8
Q5 is used to reset the peak detector once per frame in order to obtain the new minimum S
field on a per frame basis. The worst case available gate to source voltage available to shut
off q5 is given by:
Vgs(q5 ) = V_13V + Vf(cr3) - Vs(q5 ) = -12.05V + 1V + 5.2V = -5.9V which is more
than adequate.
Q8 is used to transfer tile appropriate heater voltage to the heater on a once per
frame basis. When q8 is off, the maximum voltage at the source of q8 is llV. Also,
the available gate drive to turn off q7 is -15.4V min. So the available gate to source
voltage is -4.4V which is more than adequate.
B. Loop Offsets
Change in dc offsets in the servo loop will cause the S field set point to vary.
The delta dc offset of the first stage is given by:
.2y
dVoffl = 90K(dIb(u 1)) + 2(dVos(ul)) = 90K(15hA) + 2(1.6mV) = 4.6mV
The de offset of the second stage is given by:
dVofl2 = 102K(dIb(u2 )) + 2.6(dVos(u2)) = 102K(15nA)+ 2.6(1.6mV)= 5.7mV
The dc offset of the third stage is giwn by:
dVoff 3 = 231K(dIb(u3)) + 16.8(dVos(u3) ) = 23: 1K(15nA) + 16.8(1.6mV) = 30.4mV
The total loop offset at the output of the final stage is given by:
dVoff(tot ) = 42dVofl 1 + 16.SdVoff 2 4- dVoff 3 = 320mV
The open loop gain of the servo loop will compensate for this offset, so the error in S field
counts attributed to 320mV dc offset at the heatcr is given by:
dS = (lcounU.31mV)(320mV/80)= 13counts, which is reasonable and will cause
negligible pitclffroll error at null. The loss to space is just changed slightly, but all of
the detectors are still referenced to the all space output and the depression angle
calculation will cancel out the 13 count S field set point delta.
C. Peak Detector Errors
Capacitor C6 is responsible lbr peak detecting the coldest of the four S fields and must not
be allowed to drift too much over a maximum hold time determined by the fi'ame rate
period or 500m-see max. The drift in voltage at C6 is given by:
dVc6 = [Idg(qr) + ldg(q5) - lr(cr4)](500m-sec)/.042u
ldg(q6) = spec at 65C + age + rad = 250pA(14V/20V)(16) + 562pA + 273pA = 3.rnA
Idg(q5) = 250pA(5V/20V)16 + 18SPA + 97pA = 1.3nA
The above calculations assumes that the leakage is linear with applied voltage and doubles
for every 10C and that the age derating is 300%.
The reverse leakage current for cr4 at 30V,125C is 300nA max. Assuming the current is
linear with applied voltage and doubles for evcrv 10C. the reverse 1N3595 cmTent is
given by:
Ir(cr4)-= (300n,'_:64)(14V/30V) J lnA + .4nA = 3.rnA
/o
So dVc6 = 15mV due to leakage currents. This delta divided by the gain of the first
two stages is 3mV or about 10counts S field delta, which is acceptable.
Also, the time between when tile first S field and last S field is entered into the peak
detector is 360m-sec in which time the cap will leak llmV. Referenced to the input to
the first stage, the difference in counts between the first S field entered into the loop
and the last is (llmV/5)(lcnt/.3hnV) = 7counts. In order to prevent the peak detector
from possibly always latching on to the last S field entered into the loop,a seven count
spread between S fields is required, but this is reasonable delta between S fields.
D. Heater Drive Capability:
The minimium base drive available to the heater drive transistor is given by:
Ib(ql0) = Idss(q9 ) - (1V/SK) = 5mA -. 13mA = 4.87mA where the spec min for the zero
voltage gate drive current for a 2N3972 is 5mA.
The required max. heater current is 11V/300ohm = 37mA
Thus the required dc gain ofql0 is 37mA/4.87mA : 8
The available gain is _ven by:
hFE(ql0 ) = 17, which is determined by an earlier A2 board calculation.
Thus, the drive to tile heater can support the worst case loading of the beater.
A5 DATA I/O AND LOGIC BOARD
TOPICS TO BE CONSIDERED
1. Data Clock Receiver and Line Sync Receiver
2. Data/Data Ready Circuitry
3. Changes to the Heritage Design to Support Dual Channel Simultaneos Operation
1. Data Clock/Line Sync Inputs
As required by the specifications, the data clock receiver as well as the line sync. receiver
allow for redundant inputs. The receiver desiogn for both fuctions is basically just a LM193
comparator with a threshold voltage set at 2.4V and a dc hysteresis of. 7V along with some
ac hysteresis. The I_A,I193 comparator has been used on many other programs at Barnes
and is rad hard for TRM/vI's application to well in excess of 18KRAD. The offset and bias
currents of the comparator are insignificant, considering that file threshold is appropriately
set at 2.4V and the max level of the clock signal Io be rejected by the circuitry is 1.0V as
determined by the TRMM specifications.
2. Data/Data Ready Outputs
The data and data ready outputs are driven by a CD4041UB line driver, which remains
unchanged from the heritage design. The only change is that the CD4041 is now powered
by 5V to accomadate a 0 to 5V logic voltage output range. The outputs are buffered by 1K
to the driver in order to sustain a short to +5V or ground withbut degrading the redundant
output, as required by the TRMA,1 specifications. The 5V which powers the outputs is
derived by a REF02A which is exclusively dedicated to only the data and data ready
outputs.
The REF02A can drive 10mA minimum, which is more thanadequate. Also, the
REF02A can sustain an indefinite short to ground as specified by PMI and the supply
ctuTent is only lmA typical, making the REF02A the ideal choice for this application.
Figure one on the following page illustrates the operation of the line sync and data clock
receiver circuitry as taken from the bread board.
3. Dual Channel Operation
The TRMM specifications require that the design be capable of dual channel simultaneous
operation. This required a few minor design changes from the basic heritage design.
To accomodate this requirement, the synchronazation of both channels to the falling edge
of the line sync had to be tightned up.Further the series/shunt and demod logic had to be
changed slightly to allow for slip between the lwo master oscillators in each channel.
The synchronation to the line syne. was tightned by clocking flip-flop U7 at a faster rate of
200Khz as opposed to the former 3.2Khz rate, this enabled the falling edge of the line sync
to be clocked into the flip flop at the start of the frame within only a +/-5 u-sec period of
the time at which the line sync falls low. The end of the frame relative to the falling edge of
the line sync. was also tightned by re-setting counter U12 at the end of the frame in each
channel.
After tightening up the start and end of the frame in each channel relative to the space-craft
line sync, it was now possible to accomodate dual channel simultaneous operation by
delaying the series/shunt logic to the middle of the hold times of the integrator. This change
aUowed for slip between the two master 1.rMhz crystal oscillators in each channel. By
delaying the series shunt logic, the common set of detectors to each channel could be
sampled simultaneosly by each channel and the commutation glitches at the ouput of
preamp of each channel due to the channels own series/shunt logic and the slip of the
opposite channels series/shunt logic relative to the its own series/shunt logic could be
accounted for and eleminated from causing A/T) conversion error by always placing the
commutation glitches in the middle of the hold times of the integrators used for the A/D.
All of these changes to the basic heritage design were bread-boarded to ensure that the
design changes were appropriate.
Fignres 2 through 9 on the following pages illustrate the concepts just dicussed.
Figure 2 and 3 shows the jitter at the stall and end of fi'ame relative to the line sync for the
heritage design. The FRAME START signal rising and falling edges mark the start and end
of the frame.
Figures 4 and 5 illustrate how with the modifications for the TRMM design, the jitter at the
start and end of the 496m-sec frame period was eleminated.
Figure 6 illustrates the synchronazation of the U12 counter in the TRMM design.
Figure 7 illustrates the TRMM series/shunt logic relative to the integrate and hold times of
the A3 board A/D integrator.
Figures 8 and 9 illustrate the end of frame waveforms showing how the two oscillators
have slipped relative to each other; the slip of the two oscillators for the breadboard was
exagerated by purposely adjusting the output frequencies of the breadboard LC oscillators
to be different. The actual design will incorporate a crystal oscillator in each channel.
Note that the slip of the timing between each channels series/shunt logic will be greatest at
the end of the frame and this slip will induce an extra commutation spike in the preamp
signal. But, as long as the commutation spike decays to zero by the end of the integrator
hold time, the spike will not cause any digitization error. The total hold time period is 5m-
sec and the delay will be set to between 2 to 2.5m-see, allowing for a period of 3 to 2.5m-
see for the commutation spike to decay to zero.
Figure 10 illustrates the single channel period of the commutation spike at the output of the
preamp caused by tile series/shunt sampliug of the detectors. Note that the spike decays to
zero in about lm-sec.
Analysis
channel slip
The slip between each of the lwo channels oscillators can not vary too much for reasons
discussed above. The slip between each channels logic will be greatest at the end of the
frame. The frame period is given by:
Tfram e = 128(128)(12)(4)/los c
The oscillator specifications are:
init tol = 15ppm
age = 5ppm/yr(20yr) = 100ppm
temp = 50ppm for -20C to 70C operation
rad = ?
The radiation hardness of the oscillator must be verified at a later date. Neglecting
the radiation degradatio for now, the difference between the length of tile frame for
each channel is given by:
dT= 786432{[1/1.585549M(1 - 165ppm)] - [1/1.585549M(1 + 165ppm)]}
dT = 165u-sec, this is an acceptable drift at the end of the frame, since the hold time
of the integrators are long enough to accomodate this drift.
maximum time to achieve sync with the space-craft line sync
The unit achieves sync with the space-craft by starting the frame at the falling edge of the
line sync in each channel. At power on, the detector field commutation logic, which is
responsible for sending each sampled detector to the input of the series/shunt switch is in
an arbitrary state. The commutation singnal 2S is used to lock the TRMM electronics to
the space-craft. The time to lock up is dependent upon the period of the line sync. sent
from the space-craft relative to the period of the frame for the TRMMESA electronics.
The worst case time to achieve synchronazation is given by:
T s = [(Tframe/2)/(Ti/s - Tframe)](Ti/s) = 45seconds
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APPENDIX C
COMBINING VARIABLE PARAMETERS
r
RESISTORS
EOL % Tolerance = [(L_R INIT) 2 + _R TEMP) 2 + _ LIFE) 2] ½
No measurable radiation effects on resistors
B0L % tolerance = A R INIT + AR TEMP
Examples:
ARTOL AR TEMP AR LIFE
l_/PE INITIAL % -34% + 100°C %
Carbon Composition ±5. ±8 ±15 _-_.7
_CR
AR RSS
%
Film, RLR ±1.0 ±0.375 ±2 ± 2.3
i
Film, RNC ±1.0 ±0.375 ±I -±1.5
Film,* RNCgOY ±0.1 ±0.04 ±0.1 ±0.15
(Vishay)
Variable, RJR (Non- ±5.0 ±0.4 ±10 ±11.2
Wire Wound)*
Variable, RTR (Wire ±5.0 ±0.4 ±10 ±11.2
Wound)*
Wire Wound, RBR ±1.0 _ ±0.4 ±0.5 ±1.2
(Accurate)
Wire Wound, RWR ±1.0 ±0.4 ±1 ±1.5
(Power)
Wire Wound, RER ±1.0 ±0.4 ±1 ±1.5
(Chassis Mount)
Retwork, RZ0 ±1.0 ±0.4 ±1 ±1.5
Thermistors, Glass ±5.0 NA ±1.3 ±5.2
Bead, Neg TC
Bead Encapsulated, ±5.0 NA ±1.8 ±5.3
Pos TC
Disc, Pos or Neg TC ±5.0 NA ±5 ±7.1
Adjustments can be made for different initial tolerances & temps.
(50ppm/°C Temp coefficient assumed for most above).
C-2
F
APPENDIX C
COHI3INIHG VARIABLE PARAMETERS
CAPACITORS
E0L g ToTerance = [ _C- INIT)2 + (ACTEMp)2.+ _CLIFE)2]I/2
No measurable radiation effects on capacitors.
BOL g Tolerance =_C INIT +Z_CTEMP
Examples:
Z_C TOL Z_C TEMP
TYPE INITIAL % -34_ + 100oc
Ceramic, CKR
(General P,rpose BX)
Ceramic, CCR
Temperature
Compensated BP)
Metallized Film,
CRH
±10.0 +12/-7
±I.0
+0.025/-0.1777
±I.0 ±0.5
Plastic Film, CQR ±5.0 ±0.5(3)(Hetallized/Non
_ metalized)
-_ Glass, CYR ±5.0 ±5(3)
_ Mica, CMR ±5.0 ±5(3)
Tantalum, Foil ±10
:__ CLR ±10(3)
Tantalum, Slug
CLR
_C LIFE
%
±30.
±o.5(I)
Tantalum, Solid
CSR
Variable Piston
PC
±2.0
±2.0
±10 ±20/-25
±I0. ±I0.
 Otes (I)
(2)
(3)
- 1o ±1o(3)
OR ±0.75 pf whichever is greater.
OR ±O.5pf ,,
ASSumed "
±o.5(2)
±0.5
±15.
±10
±10
±5
_.C RSS
%
+33.8/-32.4
±1.2
±2.3
±7.1
±7.1
±20.6
±24.5/-28.7
±17.3
±IS.O
C-3
TABLE 2.
Resistors (Continued)
Film,* RNC90Y (Vishay)
Variable, RJR (Non-Wire
Wound )*
Variable, RTR (Wire
Wound)*
Wire Wound, RBR
(Accurate)
Wire WOund, RWR (Power)
Wire.Wound, RER (Chassis
MounE)
Network, RZO
Thermistors, Glass Bead
Neg IC
_ Bead Encapsulated, Pos TC
Disc, Pos or Neg TC
J
_EOL
EOL DESIGN LIMITS (Continued)
ApPlicable
MIL-R-55182 R
MIL-R-39035 R
MIL-R-39015 R
MIL-R-39005 R
MIL-R-39007 R
HIL-R-39009 R
MIL-R-83401 R
MIL-T-23648 R
: End-of Life
_lOZ
MIL-F-15733 C
MILTF-28861 IR
MIL-C-15305
MIL-S-19500
L
Q
hFE
ICBO
ICES
ICEX
VBE
VCE(sat)
Vt(MOSFETs), •
+IZ
+IZ
+20%
.
-30%
+3Z
+6%
85Z
300Z
300%
300Z
-+O.OIV
_lSZ
+O.IV, -O.Ov
td , tf 120%
tr, ts
Design Limits were derived from MIL-STD-1547, except those annotated byaa asterisk, which were GE derived.
__ I.D. 2146GPAPL-3267A92
i
TABLE 2. EOL DESIGN L/H_TS
Applicable
• ._
MIL-s-19500 VF
IR
MIL-S-19500 VZ
(Continued)
• End-of Life
+i00_
_.+2%•
VZ
MIL-H-38510 _0.5%
• :i All
*EOL Design Limits Were derived from MIL-S_D-1547, **
an asterisk, which were GE derived. . except those annotated by
_*Use _ximum specification limit for Wide temperature tinge (_55oc
for total Worst-case tOlerance (EOL and temperature).
to .125oc)
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MEMORANDUM
To: Fred Zalenski Date: April 17, 1991
From: James Coleman
Subject: 2N3501 Radiation Deratings
Provided In Table I below are the radiation deratlngs for the 2N3501 transistor, Thls device
is the final device type to be tested by GE as part of the NSUS radiation hardness assurance
lot acceptance testing for the ESA, This device Is used in the ESA power supply (Board A2),
The latest revision for the ESA shielding requirements specifies that shielding Is required for
the four 2N3501 devices used In the power supply, Based on the deratings from the H.A.
testing, this shielding is no longer needed for these devices. The shielding analysis results
Indicate the dose at Q2A and Q3A ls 301 and 314 krads($1): and the dose at Q2B and Q3B
Is 184 and 197 krads($i). The worst case analysis results indicate the requlred hie for the
2N3501 circuit application Is 17,70, The deratlngs from the H.A. tests at 500 krad8(Si) along
with the associated deratings for temperature and aging indicate that end of life gain for the
2N3501 at Ic=43ma is 23.8. This is sufficient for the application. It should be noted that the
deratings provided in Table I are based on 99/90 statistics. The k value which Is based on
the sample size for 5 parts and 99/90 statistics is 4.67. Therefore, since the dose at the
device Is less than the 500 krads(Sl) derating which Is based on 99/90 statistics, no
additional shielding is required. There Is no need to have a radiation design margin of 2X
when H. A. testing has been performed on the device and 99/90 statistics indicate the device
Is acceptable at the 1X or greater test level. Therefore, shielding for these devices is not
required.
Table I
2N3501 Radiation Dsratlngs
Device Parameter JZEEaIJJ_ Red Test Level
2N3501 Icbo @ Vgb,,75V ,_lcbo,,.153p.A 200 K
Alcbo-1,2841J.A 500 K
&l/hie @ Ic=lmA;Vce=5V Al/hfe,,.048 200 K
Al/hfe=.070 600 K
Al/hfe @ Ic=10mA;Voe--1V
Al/hfe @ Ic=43mA;Vce=lV
&l/his=,019 200 K
&l/hie-.029 500 K
&l/hie,,.019 200 K
A1/hfe=,023 500 K
7V
H_L _J "_1 lb:_3 klH P,B/9
-.-" &ld(off) @Vds=SV;Vgs=-SV
&Vgs(off) @Vds..-17V;Id=11J, A
&Vgs(off) @Vd,_.-2.SV;Id=ll_,
&Vgs(off) @Vds=8V;Id=IlJA
&Vgs(of0 @Vds=17V;Id=lljA
K=4.87
Revlsed Radlatlon Deratlnas
1171,1_ 5713.gj_A _v 10,593._ 14,458.9_-A_
-.228V -.228V -,090V -,228V
-.146V -.146V -,139V -.136V
.,,v
LMlllH 2Ok S01< 100k lS0k 200k
&Vo8 @Vcc=+/-13V;Rs=50Q
AIos @Vcc,,+/-13V;Rs=50_
,&ib+ @Vcc=+/-13V;Rs=50Q
,',lb, @Vcc=+/-13V;Rs=50Q
k=4.87
,485_V 1.36_-¢ 2.12_J 2,96_v I0,47_J
1,08nA 38.42nA 281.5nA 39_.2nA 1018.9nA
-116.27nA -109.41nA 854.08nA 1501,07nA 7403.5nA
-55.93nA -41.45nA 703.33nA 1189.75nA 6550.9nA
=N396S 100k 200k S00k
Al/hfe @lc=351JA;Vce=-I V .004
&l/hfe @Ic=35pA;Vce=-4V .003
,_l/hfe @l_100_,;Vce.,-4V .001
41/hfe @la=200j, u_;Vce=-lV .001
&l/hfe @la--2.SmA;Vce=-4V .001
k=4,67
.005 .011
.005 .011
,004 .009
.003
.001 ,003
2Ok S0k _O0k 200k SO0k
ARds(on) @Vd=-10V;Vdg=-I 0V
/_ls(off) @Vsd--20V;Vgd=0V
&ld(off) @Vds=-20V;Vgs=0V
Algss @Vgd=-20V
,Wgs(th)#4 @ld=-I 0pA;Vda=-4V
k=3.44
65.8_ 228,8Q 489,5Q 1706.9Q 2846.1._
-49,1pA -89.5pA -134.5pA -201.1pA -279.9pA
-255.8pA -651,6pA -1052.9pA -1688.9pA -2332,4pA
•21,4pA -4gpA -72.6pA -137.7pA -205.1pA
-1,glV -4,07V -5,23V -7.34V -8.88V
sook _O0Ok 2000k
&ld(off) @Vds=SV;Vgs=-SV 742.4pA 668.7pA __X 7450.gpA
&ld(off) @Vds,-10V;Vgs=-13V _ 1134.1pA 4185pA 8588.1pA
&ld(off) @Vds=3V;Vgs=-8V __ 1023.9pA 3704.1 pA 5070.2pA1733.3pA 5807.7pA 9739.6pAAIg @Vdg=l 4/;Vgs=-3V
&lgss @Vgs= 20V;Vds=0V 323.7pA 2606. lpA 9699.4pA 18053pA
&Vgs(off) @Vd$=-I 0V;Id=llJ_ -,290V *,297V -.290V -.290V
&Vgs(off) @Vds=3V;Id=llJ_ -.23V -.23V -.23V -.23V
AVgs(off) @Vds--10V;Id=lpA ............ .317V -,290V -.193V
AGfs @lds=.4mA;Vds=l 3V ,083m Mho .192mMho .217mMho ,213mMho
k=4.67
78
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•*,l/hfe @1o=1mA;Voe=2V
&l Ihfe @l_20mA;Vce=3.5V
1(=4.87
A1/hfe @lo=2mA;Vce=2V
A1/hfe @lo=20n',A;Vce=3.SV
k=4.67 / _-,,,-,-v_--. s.>'v'
SOK
.005
.004
,OO I,'f
20k =,ft..
,010 ._o__
.00._•oof
100k _gk aOOK
.o13 .o2 ,o3o
.005 .0O7 ,008
SOk _r_ 100k _V_
• o _ ! _ ,o/.4 F ,¢..
.012,°t_ .017.°1,_
.009 .oob .010.o I
• 00') _,_
3001<
• _4f I--
.028
g_v q_3 ?
L..,_ ill (_
7_
APL 01 _91 16:45 RTH P.I/3
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MEMORANDUM
To: Fred Zalenski
From; James Coleman
Date: April 1, 1991
Subject; Radiation Deratings For 2N2432A and LM108AH and LM108A
Devices Used In The ESA Design
Provided in the Table I below are the radiation deratings for the 2N2432A,
LM108AH and LM108A devices. The deratings for the 2N2432A devices were
calculated after the devices had received 600 krads(Si) total dose and been
under high temperature anneal for 24 hours. The reason for subjecting
these devices to high temperature anneal was due to a severe problem in
collector emitter (Iceo) leakage current at the lower total dose levels. The
leakage current had to be annealed out in order to determine what the
actual gain degradation was. z_l/hfe and z_Iceo are provided the 2N2432A.
The transistor application should be revisted to determine if the increase
in leakage current can be tolerated.
The deratings for the Linear Technology LM 108A at 100 krads that were
provided to Barnes on 3/25/91 were reviewed by myself and John Andrews.
These deratings seem to be correct and are consistent across the radiation
levels tested. I belive the discrepency between this data and previous data
provided to Barnes is due to the devices having come from different
vendors. I think we should go with the data that we have thus for and shield
the devices down to the appropriate levels.
APL 81 '91 16:47 RTH P.313
2N2432A
LM108AH
LM 108A
Parameter
A1/hfe@lc=140_A
and Vce=l V
A1/hfe@lc=1.4mA
and Vce=lV
A1/hfe@ Ic= 14mA
and Vce=l V
Alceo@Vce=lV
AVos@Vcc=4-/-15V
and Rs=50Q.
AIb+@Vcc=+/- 15V
Alb-@Vcc=+/-15V
Alos@Vcc=+/-15V
AVos@Vcc=+/-15V. ,
and Rs=50£z
Alb+ @Vcc--+/- 15V
AIb-@Vcc=+/-15V
Alos@Vcc=+/-15V
AAol@Vcc=+/-15V
Table I
Deratina
.033
.011
13uA
-.1mY
2.8hA
7.2nA
-4.7hA
1.6mV
-15nA
-15nA
1.9hA
4dB
Test Leyei
600 krads
600 krads
600 krads
600 krads
50 krads
50 krads
50 krads
50 krads
50 krads
50 krads
50 krads
50 krads
50 krads
MAR 25 '91 iBi52 RTH P.1/4
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From: James Coleman
To- Fred Zabnski
Date: March 25, 1991
8ubject. ESA Device Radiation Deratings
Provided in Tabte f below are radiation deratings at various test levels for the 2N3965,
2N2484, LM108A, and the 2N3501. Data for the 2N2432A will be provided tomorrow.
Table I
_ _Test Love I(krads(S_
Icbo @Vcb=50V 13 nA ,500
A1/hfe @lc=.035mA;Vce= 1V .012 500
A1/hfe @lc=.035mA;Vce=4V .012 500
A1/hfe @[c=.035mA;Vce=7V .011 500
A1/hfe @lc=.2mA;Vce=lV .007 500
&l/hfe @lc=.2mA;Vce=4V .006 500 _
&l/hfe @lc=.2mA;Vce=7V .006 500
/',l/hfe @lc=l.2mA;Vce=lV .005 500
41/hfe @ Ic= 1.2mA;Vce=4V .004 500 -
&l/hfe @Ic=l.2mA;Vce=7V .004 500
• 0035"
&l/hfe @Ic=2.5mA;Vce=1,4,7V ,e95mA-. 500
1"
Allhfe @1c=10mA;Vce=4V .835m,A 500
&l/hfe @[c=.035mA;Vce=l,4,7V .006 200
A1/hfe @lc=.2mA;Vce=1,4,7V .003 200
A1/hfe @lc= 1.2mA;Vce=l ,7V .003 200
&l/hfe @b=2.5mA;Vce=l,7V .0025 200
A1/hfe @lc=.035mA;Vce=l V .003 100
A1/hfe @lc=.2mA;Vce=-t V .002 100
2N3965
MAR 25 '91
2N2484
2N3501
16:53 RTH
A1/hfe @ Ic=1.2mA;Vce=l V
A1/hfe @lc=2.5mA;Vce=l V
AVos @R=50 _, V=+/-15V
AIos
41b+
AIb-
&Aol
;
icbo @Vcb=45V
lcbo
Icbo
A1/hfe @lc=.02mA;Vce=1,5V
A1/hfe @lc=.2mA;Vce=1,5V
A1/hfe @1c=1 mA;Vce=1,5,10V
A1/hfe @lc=.02mA;Vce=1,5V
Al/hfe @lc=.2mA;Vce=1,5V
A1/hfe @lc=lmA;Vce=1,5V
A1/hfe @lc=10mA;Vce=10V
A1/hfe @ lc=.02mA;Vce =1,5V
A1/hfe @lc=.2mA;Vce=1,5V
&l/hfe @lc=lmA;Vce=1,5V
A1/hfe @lc=.02mA;Vce=1,5V
A1/hfe @lc=.2mA;Vce=l,5V
A1/hfe @lc=lmA;Vce=1,5V
A1/hfe @Jc=43mA;Vce=5V
A1/hfe @fc=43mA;Vce=1V
A1/hfe @fc=43mA;Vce=1V
,]
.002 1O0
.0015 1 O0
_ -0.3_v'I00
-/l'n _ 100
_"q_)_' 100
I S"na. 100
-lOdB 1O0
•1 fiA 50
.2hA 200
.4nA 500
5o
so
.001 50
_' 200
(,003 20O
.003 200
.002 2O0
I .013 500
.005 _ 500
.005 500
750
.007 750
.006 750
.03 50
so
.o55.,; 200
P.3/4
,,,J',,TJ'_-.oo.j _m8
k--L-__,=, o :/,,
#..L.= ,0_7
/_FF-.,
A _ = ,02._---
- _.o,_-.0,_)_o-}.,,31
h F_ " _--------I
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A 1/hfe @ Ic=43mA;Vce=5V
&l/hfe @lc=43mA;Vce=5V
/',l/hfe @ [c=43mA;Vce= 1V
.042
.065
200
5OO
5OO
P.4/4
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To: Fred Zalenski
Date; Maron ,% -_,
From: James Coleman
Subject: Radiation Deratings For 2N4393 Transistor Used In ESA
Provided in the Table I below are the radiation deratings for the 2N4393
n'channel JFET. The 2N4393 is one of the part types provided by Barnes
for radiation hardness assurance testing. If there are any questions
regarding the deratings provided, please don't hesitate to call.
Device _Perameter
2N4393 z_ld(off) @Vds=8V
and Vgs--5V
Table !
1.35 nA
6.5 nA
1_. 12 nA
6Vgs(off) @Vds_l 7V -.26 V
and Id=l#A
zWgs(off) @Vds=-2.5V,
8V,17V and Id=l _tA
-.26 V
-.2V
Test Leve!
50 krads
200 krads
500 krads
500 krads
2000 krads
2000 krads
FEB 28 '01"09:25 RTH
ME_JIORANDUM
To: Fred Zalenski
From: James Coreman
. Date: Feb. 28, 1991
Subject: Radiation Deratings For 2N4236 Transistor Used In ESA
Provided in the TabJe I below are the ,_l/hfe radiation deratings for the
2N4236 transistor. The 2N4236 is one of the part types for which Barnes
provided samples for radiation hardness assurance testing If ther
any questions regarding the deratin_s ,_.... ..,--, , . • e are
call. _ _,,.,,,,uua, please don't hesitate to
P.2/2
Table i
2N4238 ,_l/hfe@ic=2mA
and Vce=2V .....OeB-,(,,o,_ 20 krads
.oll
,01_'.
50 krads
100 krads
/'y'm_L. --_--_ ' 3oo krads
ot'_l/hfe@lc=-Z,emA . 3 (PeG ,oo (, 20 kradsand Vce=3.5V
.C04
.C)5
.( )_9_ ,o)..l
,oo_ .0_1 50krads
,Ol _-.. .ol_.
100 krads
,o_.3
300 krads
_'Jce
• o;? --, o).3.
k,.,_ #
l.,Xe_. =.
t
i
L
i
l
?6.
!
FES 2T '0i "0_:46 FT_
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To: Fred Zalenski
From: James Coleman
Bate: Feb. 27, 1991
Subject: Radiation Deratings For Devices Used In ESA Design
Provided in the Table I below are the A1/hfe radiation deratings for the
t ,I,
2N4239 transistor. The 2N4239 is one of the part types for which Barnes
provided samples for radiation hardness assurance testing. Additional
deratings are arso provided per your request for the 1N645, 1N5617, and
1N3595 diodes. Deratings on the diodes were requested during our phone
conversation fast week. if there are any , --"
provided, please don't hesitate to call, que=,_ons regarding the deratings
Table !
2N423cj 41/hfe @lc=lmA .014 _ . _ _4,t' 100 krads
f
z_l/hf8 @fc=SmA .007 100 krads
z_l/hfa @lc_,20mA .005 100 krads
&l/hfa @lc:-50rnA .004 100 krads
1N645 Ir @Vr-.1V 600 nA _00 krads
1N5617 &Vf @lf,,10mA 0.4 mV 7_0 krads
1N3595 lr @Vr:,10V 3 nA 750 krads
i - •
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PROGPJVA INFOlbV,ATION REQUEST/
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John Andrews "
DATE SENT
JAN. 11,1991
DATE INFO. REQUIRED
SUILJECT
......,,v.
PmWO. U -- 1M93 --DMSP -- 3648 D
TO
• PROJECT AND REQ. NO.
*USF *'C" FOR CLASSIFIED AND "U" F(:;R UK._.I./t_._IF.aE_
Tom Linnen (10)
REFERENCE DIR. NO.
DMSP 5D3/NSUS RADIATION DERATINGS
INFORMATION REQUESTED/RELEASED
_=
a.
1. SUMMARY
This PIR provides total dose radiation deratings for radiation sensitive
parts on the current (Rev. L) DMSP Program Parts List of GE-ASD and its
subcontractors. Accompanying text aids its use. A small team of Valley
Forge and East Windsor staff has contributed to this activity.
A vertical bar in the left margin of Table 2 indicates a change from the
Rev. C issue. These changes affect about 5% of the parts and include additions
of alternate parts less sensitive or hardened against dose effects.
Missing deratings for about three part types will be developed in February
following development testing.
DISTRIBUTION:
L. Jeffers _ ///_-./f/H. O'Donnell (/
J. Greenbaum
M. Robertson
J. Coleman
C. Reinhardt
K. Cornman
C. Bowman EW 412-2-111
S. Olson EW
S. Seehra EW 412-2-111
K. Hilyard EW 412-2-111
S. Baron EW 414-67
L. Krawitz:_ EW 414-67
T. Sterner_"
D. Tasca "
R. Fair ..
"h_ - . kI • •
_,_.-_;_%'-_ -- : .:'." . " ._ "._"'J_ W,-::*--_-_--" "¢" ._ Z--'_L_: " "Z ... - ;'_.--.-,_÷_].Z'r" " "_ - ._.,.
PAIl[NO* J _I_RIrT[NTION Iq[QU_FI[W[NTI j
I COP. Ir. ,ON uA.TmrN_ ,ON
In,-.,. n "-..- I
o, In.-.. n,,-.. I
-- --I_ --- _ .o, I
For some parts only one vendor's parts can meet the stated derating;
remarks 3 surface this limitation; this is especially true for CMOS
technology.
In some instances a vendor makes parts in both soft and hard processes.
The hard parts may have a substantial impact on procurement costs whereas
soft parts usage may have an impact on shielding costs.
5. METHODOLOGY OF DERATING
The methodology of deratings usually employed here is as follows: An
applicable data set is found (vendor, environment, etc.) and then the
mean (x) and standard deviation (sigma) are located or determined for
each parameter. The derating for each parameter is developed by summing
the mean and ±5.54 sigmas and then rounding up to the next round number
(i.e. 1.97 is rounded to 2.0) at each test radiation level of interest.
Files are maintained in Survivability Engineering to show calculations
and/or generate additional deratings as appropriate.
Resultant deratings are related to device radiation capability and are
not likely to be exceeded in subsequent hardness assurance testing at
the cited radiation level.
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